DELAY-LOCKED LOOP WITH DUAL LOOP FILTERS FOR FAST RESPONSE AND WIDE FREQUENCY AND DELAY RANGE

摘要

A delay-lock loop includes two feedback loops for controlling delay elements in the delay-lock loop. The first feedback loop includes a feedback circuit for generating a feedback signal indicating a delay adjustment based on a phase difference between an input clock signal to the delay-locked loop and an output clock signal generated by the delay-locked loop. The second feedback loop includes a power regulator that generates a regulated signal by regulating a power supply using the feedback signal as a reference. The delay-lock loop further includes a variable delay circuit including a resistor-capacitor network. The variable delay circuit controls a capacitance in the resistor-capacitor network based on the feedback signal and controls a resistance of the resistor-capacitor network based on the regulated signal. In this way, variable delay circuit generates the output clock signal by delaying the input clock signal based on both the feedback signal and the regulated signal.

主权项

1. A system comprising:
a delay-locked loop comprising:
a feedback circuit configured to generate a feedback signal indicating a delay adjustment based on a phase difference between an input clock signal and an output clock signal;a power regulator configured to generate a regulated signal by regulating a power supply using the feedback signal as a reference; anda variable delay circuit configured to generate the output clock signal by delaying the input clock signal based on the feedback signal and the regulated signal.