发明名称 |
Fractional clock generator |
摘要 |
Various embodiments of the invention allow the generation of an output clock signal that comprises a frequency that is a fractional frequency of an input clock signal and is adjusted with respect to an input signal. A fractional clock generator that has high performance output, low power consumption, small area, and good jitter performance is presented. |
申请公布号 |
US9077348(B1) |
申请公布日期 |
2015.07.07 |
申请号 |
US201213617903 |
申请日期 |
2012.09.14 |
申请人 |
Maxim Integrated Products, Inc. |
发明人 |
Liu Haichen |
分类号 |
H03B19/00;H03L7/06 |
主分类号 |
H03B19/00 |
代理机构 |
North Weber & Baugh LLP |
代理人 |
North Weber & Baugh LLP |
主权项 |
1. A fractional clock generator comprising:
a phase splitter that generates phase signals from an input clock signal having a first frequency; a phase generator coupled to receive the phase signals and output a plurality of clock signals of the first frequency, each of the plurality of clock signals comprises has a different phase angle; a phase multiplexer coupled to the phase generator, the phase multiplexer selects a predetermined sequence of the plurality of clock signals in response to receiving a feedback signal, the phase multiplexer configured to generate an output clock signal of a second frequency that can be selected lower and higher than the first frequency; and a selection circuit coupled to the phase multiplexer, the selection circuit comprises a state machine circuit that receives the output clock signal at its input, generates a one-hot signal, and generates the feedback signal that controls the phase multiplexer, the state machine circuit comprising a plurality of flip-flops coupled to each other in a loop configuration such that a data output of each flip-flop is coupled to a data input of a preceding flip-flop. |
地址 |
San Jose CA US |