发明名称 演算増幅回路、液晶パネル駆動装置
摘要 An operational amplifier circuit includes: a first differential amplifier section containing a P-type differential pair of P-type transistors; a second differential amplifier section containing an N-type differential pair of N-type transistors; an intermediate stage connected with outputs of the first and second differential amplifier sections and containing a first current mirror circuit of P-type transistors, and a second current mirror circuit of N-type transistors; and an output stage configured to amplify an output of the intermediate stage in power. The first differential amplifier section includes a first current source and a first capacitance between sources of the P-type transistors of the P-type differential pair and a positive side power supply voltage. The second differential amplifier section includes a second current source and a second capacitance between sources of the N-type transistors of the N-type differential pair and a negative side power supply voltage.
申请公布号 JP5719269(B2) 申请公布日期 2015.05.13
申请号 JP20110217040 申请日期 2011.09.30
申请人 ルネサスエレクトロニクス株式会社 发明人 下牧 健司
分类号 H03F3/45;G09G3/20;G09G3/36 主分类号 H03F3/45
代理机构 代理人
主权项
地址