发明名称 |
IMPLEMENTING MEMORY DEVICE WITH SUB-BANK ARCHITECTURE |
摘要 |
A method, system and memory controller are provided for implementing memory devices with sub-bank architecture in a computer system. An array is divided into sub-blocks having odd bit lines and even bit lines. The sub-blocks are alternated with rows of sense amplifiers; wherein a particular row of sense amplifiers connects only to odd bit lines and a next row of sense amplifiers connects only to even bit lines. More than one word line for a sub-block is allowed to be active at the same time, where a first active word line will select memory cells connected to even bit lines and a second active word line will select memory cells connected to odd bit lines. |
申请公布号 |
US2015109874(A1) |
申请公布日期 |
2015.04.23 |
申请号 |
US201314060665 |
申请日期 |
2013.10.23 |
申请人 |
International Business Machines Corporation |
发明人 |
Hunter Hillery C.;Kilmer Charles A.;Kim Kyu-hyoun;Maule Warren E. |
分类号 |
G11C11/408 |
主分类号 |
G11C11/408 |
代理机构 |
|
代理人 |
|
主权项 |
1. A method for implementing memory devices with sub-bank architecture in a computer system comprising:
dividing a memory cell array into a plurality of cell sub-blocks located between adjacent bit-line sense amplifier (BLSA) regions and having odd bit lines and even bit lines; alternating the plurality of cell sub-blocks with rows of sense amplifiers disposed in respective adjacent bit-line sense amplifier (BLSA) regions; wherein a particular row of sense amplifiers connects only to odd bit lines and a next row of sense amplifiers connects only to even bit lines; providing a row decoder receiving a sub-block address including bank/block/row/column addresses sent only for a RD/WR command for enabling more than one word line for a respective sub-block of the plurality of cell sub-blocks to be active at the same time, with a first active word line selecting memory cells connected to even bit lines and a second active word line selecting memory cells connected to odd bit lines. |
地址 |
Armonk NY US |