CHIP TESTING WITH EXCLUSIVE OR

摘要

A system and method of testing a chip is disclosed. The method may include scanning input data into a first scan channel serially connected to a second scan channel. The scan channels may comprise a plurality of scannable latches, configured to scan input data to apply to logic circuits on the chip and to receive outputs from the logic circuits. The method may include outputting a data from the first scan channel to a first rotator. The method may include creating adjustment data using the data from the first scan channel by the rotator and transmitting of the adjustment data to a second XOR on the second scan channel. The method may exclusive or the adjustment data from the first rotator with an output of the first XOR of the second scan channel, wherein the first XOR hashes output data from the scannable latches of the second scan channel.

主权项

1. A test structure for testing a chip comprising:
a first scan channel and a second scan channel serially connected to the first scan channel; a first rotator to receive a data from the serially connected first scan channel and use the data to create an adjustment data for transmittal to the second scan channel; the second scan channel comprising: a plurality of scannable latches, configured to input an input data to logic circuits on a chip and to receive output data from logic circuits on the chip; a first exclusive or (XOR) to hash output data from the scannable latches; a second XOR to exclusive or the adjustment data from the first rotator with an output of the first exclusive or.