发明名称 Integrated circuit devices including through-silicon-vias having integral contact pads
摘要 An integrated circuit device including an interlayer insulating layer on a substrate, a wire layer on the interlayer insulating layer, and a through-silicon-via (TSV) contact pattern having an end contacting the wire layer and integrally extending from inside of a via hole formed through the interlayer insulating layer and the substrate to outside of the via hole.
申请公布号 US8987869(B2) 申请公布日期 2015.03.24
申请号 US201313738728 申请日期 2013.01.10
申请人 Samsung Electronics Co., Ltd. 发明人 Jin Jeong-gi;Park Jeong-woo;Choi Ju-il
分类号 H01L23/52;H01L29/40;H01L29/82;H01L23/48;H01L23/00;H01L21/768;H01L23/31 主分类号 H01L23/52
代理机构 Myers Bigel Sibley & Sajovec, PA 代理人 Myers Bigel Sibley & Sajovec, PA
主权项 1. An integrated circuit device comprising: a first semiconductor chip comprising a first substrate, a conductive bump and a wiring pattern on the first substrate, and a conductive via structure extending through the first substrate, wherein the wiring pattern on the first substrate electrically connects the conductive bump to the conductive via structure; and a second semiconductor chip comprising a second substrate, an interlayer insulating layer on the second substrate, a wire layer on the interlayer insulating layer, and a through-silicon-via (TSV) contact pattern having an end adjacent the interlayer insulating layer and contacting the wire layer, the TSV contact pattern integrally extending from inside of a via hole that penetrates through the interlayer insulating layer and through the second substrate to outside of the via hole, and being electrically connected to the conductive bump of the first semiconductor chip, wherein the TSV contact pattern comprises a unitary member including an internal plug part filling at least a portion of a space within the via hole and an external pad part being integrally connected to the internal plug part, the external pad part extending onto a backside of the second substrate opposite the interlayer insulating layer and having a width that tapers in a direction away from the backside of the second substrate, and wherein at least a portion of the external pad part extends into the conductive bump of the first semiconductor chip and mechanically bonds the second semiconductor chip thereto.
地址 KR