发明名称 配線構造、表示装置、および半導体装置
摘要 <p><P>PROBLEM TO BE SOLVED: To provide a wiring structure which is capable of exhibiting excellent low contact resistance even when a barrier metal layer normally provided between a Cu alloy layer and a semiconductor layer is omitted, and has excellent adhesion to the semiconductor layer and a reduced electrical resistivity. <P>SOLUTION: The wiring structure of the present invention comprises, in order from the substrate side, a semiconductor layer and a Cu alloy layer on a substrate. The Cu alloy layer has a laminated structure comprising, in order from the substrate side, a first layer containing Mn and X (X is at least one selected from a group consisting of Ag, Au, C, W, Ca, Mg, Al, Sn, and Ni) as alloy components, and a second layer made of pure Cu or a Cu alloy which contains Cu as a main component and has an electrical resistivity lower than that of the first layer. <P>COPYRIGHT: (C)2013,JPO&INPIT</p>
申请公布号 JP5685125(B2) 申请公布日期 2015.03.18
申请号 JP20110078282 申请日期 2011.03.31
申请人 发明人
分类号 H01L21/3205;G02F1/1343;H01L21/28;H01L21/768;H01L23/532;H01L29/786 主分类号 H01L21/3205
代理机构 代理人
主权项
地址
您可能感兴趣的专利