发明名称 |
METHOD AND APPARATUS FOR ASYNCHRONOUS PROCESSOR WITH FAST AND SLOW MODE |
摘要 |
A clock-less asynchronous processing circuit or system is configured to operation in a plurality of modes. In an initialization mode (e.g., reset, initialization, boot up), a self-clocked generator associated with the asynchronous circuit is configured to generate an active complete signal (to latch output processed data) within a first period of time after receiving a trigger signal. In a normal mode, the self-clocked generator is configured to generate the active complete signal within a second period of time after receiving the trigger signal. In one embodiment, during the initialization mode, the asynchronous circuit latches the output slower than when in the normal mode. |
申请公布号 |
WO2015035327(A1) |
申请公布日期 |
2015.03.12 |
申请号 |
WO2014US54607 |
申请日期 |
2014.09.08 |
申请人 |
FUTUREWEI TECHNOLOGIES, INC.;HUAWEI TECHNOLOGIES CO., LTD. |
发明人 |
HUANG, TAO;ZHANG, QIFAN;SHI, WUXIAN;GE, YIQUN;TONG, WEN |
分类号 |
G06F9/44 |
主分类号 |
G06F9/44 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|