发明名称 |
INTEGRATED CIRCUIT INCLUDING DRAM AND SRAM/LOGIC |
摘要 |
An integrated circuit comprising an N+ type layer, a buffer layer arranged on the N+ type layer; a P type region formed on with the buffer layer; an insulator layer overlying the N+ type layer, a silicon layer overlying the insulator layer, an embedded RAM FET formed in the silicon layer and connected with a conductive node of a trench capacitor that extends into the N+ type layer, the N+ type layer forming a plate electrode of the trench capacitor, a first contact through the silicon layer and the insulating layer and electrically connecting to the N+ type layer, a first logic RAM FET formed in the silicon layer above the P type region, the P type region functional as a P-type back gate of the first logic RAM FET, and a second contact through the silicon layer and the insulating layer and electrically connecting to the P type region. |
申请公布号 |
US2015064853(A1) |
申请公布日期 |
2015.03.05 |
申请号 |
US201414525559 |
申请日期 |
2014.10.28 |
申请人 |
International Business Machines Corporation |
发明人 |
Basker Veeraraghavan S.;Cheng Kangguo;Doris Bruce B.;Hook Terence B.;Khakifirooz Ali;Kerber Pranita;Yamashita Tenko;Yeh Chun-Chen |
分类号 |
H01L21/84;H01L27/11;H01L27/108 |
主分类号 |
H01L21/84 |
代理机构 |
|
代理人 |
|
主权项 |
1. A method to fabricate an integrated circuit comprising field effect transistors (FETs) at least some of which comprise a part of random access memory (RAM) and logic devices, comprising:
providing a substrate having an N+ type layer; forming a buffer layer on a portion of the N+ type layer; forming a P type region on the buffer layer, the P type layer having a thickness that is disposed within the N+ type layer; forming an insulator layer overlying the N+ type layer having a silicon layer overlying the insulator layer; forming a first deep trench isolation structure extending through the silicon layer, the insulating layer and the buffer layer, and into the N+ type layer to a depth that is greater than a depth at which the P type layer is disposed, the first deep trench isolation structure abutting a first edge of the P type layer; forming a dynamic RAM FET in the silicon layer connected with a conductive node of a trench capacitor that is formed to extend into the N+ type layer, the N+ type layer being a plate electrode of the trench capacitor, forming a first logic/static RAM FET in the silicon layer above the P type region, the P type region functional as a P-type back gate of the first logic/static RAM FET; and forming a first contact through the silicon layer and the insulating layer to electrically connect to the N+ type layer and a second contact through the silicon layer and the insulating layer to electrically connect to the P type region. |
地址 |
Armonk NY US |