发明名称 SYSTEMS AND METHODS FOR REDUCING POWER CONSUMPTION OF A COMMUNICATION DEVICE
摘要 Generally, this disclosure describes an energy-efficient Ethernet communications approach including use of clock gating of transmit circuitry.
申请公布号 US2015046731(A1) 申请公布日期 2015.02.12
申请号 US201414461635 申请日期 2014.08.18
申请人 Intel Corporation 发明人 Hays Robert
分类号 G06F1/32 主分类号 G06F1/32
代理机构 代理人
主权项 1. A system comprising: circuitry, comprising an Ethernet MAC (Media Access Control), capable, when operational, to: cause generation of a signal indicating a lower power idle power state, the lower power idle power state comprising a lower power state than an active power state;cause generation of a wake signal for a first Ethernet link partner;after a predefined period of time, cause transmission of at least one Ethernet data frame to the first link partner; the circuitry, capable, when operational, to reduce power consumed by transmit circuitry in the lower power idle state, the circuitry to reduce power consumed by the transmit circuitry to control clock gating of a clock signal of the transmit circuitry.
地址 Santa Clara CA US