发明名称 シリコン貫通ビア構造を有する半導体ウェハーの研磨方法、及びそれに使用する研磨組成物
摘要 A method for polishing Through-Silicon Via (TSV) wafers is provided. The method comprises a step of subjecting the surface of a TSV wafer to a polishing treatment with a polishing composition containing an organic alkaline compound, an oxidizing agent selected from sodium chlorite and/or potassium bromate, silicon oxide abrasive particles, and a solvent to simultaneously remove Si and conductive materials at their respective removal rates. By using the method of this invention, Si and conductive materials can be simultaneously polished at higher removal rates to significantly save the necessary working-hour costs for polishing TSV wafers. A polishing composition used in the above method is also provided.
申请公布号 JP5646862(B2) 申请公布日期 2014.12.24
申请号 JP20100055316 申请日期 2010.03.12
申请人 发明人
分类号 H01L21/304;B24B37/00 主分类号 H01L21/304
代理机构 代理人
主权项
地址