发明名称 |
Methods and apparatus for FinFET SRAM arrays in integrated circuits |
摘要 |
Methods and apparatus for providing single finFET and multiple finFET SRAM arrays on a single integrated circuit are provided. A first single port SRAM array of a plurality of first bit cells is described, each first bit cell having a y pitch Y1 and an X pitch X1, the ratio of X1 to Y1 being greater than or equal to 2, each bit cell further having single fin finFET transistors to form a 6T SRAM cell and a first voltage control circuit; and a second single port SRAM array of a plurality of second bit cells, each second bit cell having a y pitch Y2 and an X pitch X2, the ratio of X2 to Y2 being greater than or equal to 3, each of the plurality of second bit cells comprising a 6T SRAM cell wherein the ratio of X2 to X1 is greater than about 1.1. |
申请公布号 |
US8908421(B2) |
申请公布日期 |
2014.12.09 |
申请号 |
US201414177521 |
申请日期 |
2014.02.11 |
申请人 |
Taiwan Semiconductor Manufacturing Company, Ltd. |
发明人 |
Liaw Jhon-Jhy |
分类号 |
G11C11/00;G11C11/412;G11C11/413;H01L27/12;H01L27/02;H01L29/66;H01L29/78 |
主分类号 |
G11C11/00 |
代理机构 |
Slater & Matsil, L.L.P. |
代理人 |
Slater & Matsil, L.L.P. |
主权项 |
1. A method, comprising:
providing a first single port SRAM array on an integrated circuit, the first single port SRAM array comprising a plurality of first size bit cells each comprising:
a cross coupled inverter pair for storing data on a storage node and a complementary storage node each inverter comprising a single fin finFET pull up and a single fin finFET pull down device; anda pair of pass gates each coupled between a bit line and a complementary bit line and a respective one of the storage node and the complementary storage node, each of the pass gates comprising a single fin finFET device having a gate coupled to a word line; outputting a first cell positive voltage supply CVdd to the first size bit cells from a first voltage control circuit; providing a second single port SRAM array on the integrated circuit, the second single port SRAM array comprising a plurality of second size bit cells each comprising:
a cross coupled inverter pair for storing data on a storage node and a complementary storage node, each inverter comprising a single fin finFET pull up and a multiple fin finFET pull down device; anda pair of pass gates each coupled between a bit line and a complementary bit line and a respective one of the storage node and the complementary storage node, each of the pass gates comprising a multiple fin finFET device having a gate coupled to a word line; outputting a second cell positive voltage supply CVdd to the second size bit cells from a second voltage control circuit; coupling the first voltage control circuit and the second voltage control circuit to a peripheral voltage Vdd; and operating the first voltage control circuit to vary the first cell positive voltage supply CVdd during selected operations. |
地址 |
Hsin-Chu TW |