Development and Deployment of Parallel Floating-Point Math Functionality on a System with Heterogeneous Hardware Components

摘要

System and method for configuring a system of heterogeneous hardware components, including at least one: programmable hardware element (PHE), digital signal processor (DSP) core, and programmable communication element (PCE). A program, e.g., a graphical program (GP), which includes floating point math functionality and which is targeted for distributed deployment on the system is created. Respective portions of the program for deployment to respective ones of the hardware components are automatically determined. Program code implementing communication functionality between the at least one PHE and the at least one DSP core and targeted for deployment to the at least one PCE is automatically generated. At least one hardware configuration program (HCP) is generated from the program and the code, including compiling the respective portions of the program and the program code for deployment to respective hardware components. The HCP is deployable to the system for concurrent execution of the program.

主权项

1. A non-transitory computer accessible memory medium that stores program instructions for configuring a system of heterogeneous hardware components, wherein the program instructions are executable by a processor to:
create a program that includes floating point math functionality, wherein the program comprises a plurality of interconnected nodes that visually indicate functionality of the program, wherein the program is targeted for distributed deployment on a system comprising heterogeneous hardware components, including at least one programmable hardware element, at least one digital signal processor (DSP) core, and at least one programmable communication element (PCE); automatically determine respective portions of the program for deployment to respective ones of the heterogeneous hardware components, including automatically determining respective execution timing for the respective portions; automatically generate first program code implementing communication functionality between the at least one programmable hardware element and the at least one DSP core, wherein the first program code is targeted for deployment to the at least one programmable communication element; and automatically generate at least one hardware configuration program from the program and the first program code, wherein said automatically generating comprises compiling the respective portions of the program and the first program code for deployment to respective ones of the heterogeneous hardware components; wherein the hardware configuration program is deployable to the system, wherein after deployment, the system is configured to execute the program concurrently, including the floating point math functionality.