发明名称 |
IMPLEMENTING COMPUTATIONAL MEMORY FROM CONTENT-ADDRESSABLE MEMORY |
摘要 |
A content-addressable memory (CAM) with computational capability is described. The CAM includes an array of CAM cells arranged in rows and columns with a pair of search lines associated with each column of the array and a match line associated with each row of the array. The array of CAM cells is configured to implement, for a given cycle, either a read operation of data contained in a single selected column, or one of a plurality of different bitwise logical operations on data contained in multiple selected columns. All of the pairs of search lines in the columns of the array are configured to a certain state to implement the read operation or one of the plurality of different bitwise logical operations. A result of the read operation or one of the plurality of different bitwise logical operations is outputted onto all of the match lines in the array. |
申请公布号 |
US2014328103(A1) |
申请公布日期 |
2014.11.06 |
申请号 |
US201313888108 |
申请日期 |
2013.05.06 |
申请人 |
INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
Arsovski Igor |
分类号 |
G11C15/04 |
主分类号 |
G11C15/04 |
代理机构 |
|
代理人 |
|
主权项 |
1. A computational memory device, comprising:
an array of content addressable memory (CAM) cells arranged in rows and columns; a pair of search lines associated with each column of the array; and a match line associated with each row of the array; wherein the array is configured to implement, for a given cycle, either a read operation of data contained in a single selected column, or one of a plurality of different bitwise logical operations on data contained in multiple selected columns, all of the pairs of search lines in the columns of the array configured to a certain state to implement the read operation or the one of the plurality of different bitwise logical operations, a result of the read operation or the one of the plurality of different bitwise logical operations outputted onto all of the match lines in the array. |
地址 |
Armonk NY US |