发明名称 GRADATION VOLTAGE GENERATOR CIRCUIT AND DISPLAY DEVICE
摘要 PROBLEM TO BE SOLVED: To provide a gradation voltage generator circuit capable of suppressing brightness variation caused by power supply tolerance, and a display device which uses the same for generating analog voltage (gradation voltage) used for digital-to-analog conversion.SOLUTION: A gradation voltage generator circuit includes; a ladder resistor circuit which comprises a plurality of serially connected resistors and outputs a plurality of gradation voltages of different levels from terminals of each resistor; and a constant current source serially connected to the ladder resistor circuit. The constant current source has a current source transistor serially connected with the ladder resistor circuit and a voltage setting section which selects and sets a voltage, which determines the amount of current flowing through the current source transistor, from a plurality of voltage levels.
申请公布号 JP2014182346(A) 申请公布日期 2014.09.29
申请号 JP20130058301 申请日期 2013.03.21
申请人 SONY CORP 发明人 KIMURA KEI;ONOYAMA YUSUKE;YAMASHITA JUNICHI
分类号 G09G3/30;G05F1/613;G09G3/20;H01L51/50;H05B33/08 主分类号 G09G3/30
代理机构 代理人
主权项
地址