发明名称 AN AREA-EFFICIENT PLL WITH A LOW-NOISE LOW-POWER LOOP FILTER
摘要 <p>Techniques for reducing noise and power consumption in a loop filter for a phase-locked loop (PLL) are described herein. In one embodiment, a loop filter for a PLL comprises a first proportional capacitor, a second proportional capacitor, an active device, and a plurality of switches. The plurality of switches are configured to alternately couple the first proportional capacitor and the second proportional capacitor to a first charge pump, to alternately couple noise from the active device to the first proportional capacitor and the second proportional capacitor, and to alternately couple the first proportional capacitor and the second proportional capacitor into a feedback circuit, wherein the feedback circuit produces an output voltage of the loop filter.</p>
申请公布号 WO2014150625(A1) 申请公布日期 2014.09.25
申请号 WO2014US23829 申请日期 2014.03.12
申请人 QUALCOMM INCORPORATED 发明人 SONG, YU;CHEN, NAN
分类号 H03L7/087;H03L7/089;H03L7/093 主分类号 H03L7/087
代理机构 代理人
主权项
地址
您可能感兴趣的专利