System on a chip (SOC) debug controllability

摘要

In one embodiment, an SOC includes multiple components including a CPU complex and one or more non-CPU components such as peripheral interface controllers, memory controllers, media components, etc. The SOC also includes an SOC debug control unit, which is coupled to receive detected debug events from the components. Each component may include a local debug control unit that is configured to monitor for various debug events within that component. The debug events may be specific to the component. The local debug control units may transmit detected events to the SOC debug control unit. The SOC debug control unit may detect one or more events from one or more components, and may halt the components of the SOC responsive to detecting the selected events.

主权项

1. An integrated circuit comprising:
a central processing unit (CPU) complex comprising one or more processors; one or more component blocks coupled to the CPU complex, wherein the one or more component blocks are configured to implement one or more operational features of the integrated circuit other than a CPU feature; a plurality of local debug control units, wherein one of the plurality of local debug control units is included in the CPU complex and each other one of the plurality of local debug control units is included in a respective one of the one or more component blocks, wherein the plurality of local debug control units are configured to monitor for debug events in the corresponding CPU complex or component block; and a debug control unit coupled to the plurality of local debug control units in a ring, and wherein the plurality of local debug units are configured to transmit indications of detected debug events on the ring, and wherein a first local debug unit of the plurality of local debug units is coupled to receive an indication of a detected debug event from the ring and to trigger monitoring for another debug event responsive to receiving the indication of the detected debug event, and wherein the debug control unit is configured to monitor for detected debug events from the plurality of local debug control units, and wherein the debug control unit is configured to halt the CPU complex and the one or more component blocks responsive to detecting a specified one or more of the detected debug events.