Power filter in data translation look-aside buffer based on an input linear address

摘要

A method and an apparatus for power filtering in a Translation Look-aside Buffer (TLB) are described. In the method and apparatus, power consumption reduction is achieved by suppressing physical address (PA) reads from random access memory (RAM) if the previously translated linear address (LA), or virtual address (VA), is the same as the currently requested LA. To provide the correct translation, the output of the TLB is maintained if the previously translated LA and the LA currently requested for translation are the same.

主权项

1. A method for reducing power consumption in memory address translation, the method comprising:
maintaining a physical address (PA) corresponding to a previously translated linear address (LA) as an output if the previously translated LA is the same as a received LA; and suppressing reading of a PA corresponding to the received LA if the previously translated LA is the same as the received LA, wherein a reset clock signal is suppressed to maintain the PA.