NAND MEMORY ARRAY WITH MISMATCHED CELL AND BITLINE PITCH

摘要

Embodiments of the present disclosure describe methods, apparatus, and system configurations for NAND memory arrays with mismatched cell and bitline pitch. Other embodiments may be described and claimed.