发明名称 MEMORY ARCHITECTURE
摘要 According to one example embodiment, an arbiter is disclosed to mediate memory access requests from a plurality of processing elements. If two or more processing elements try to access data within the same word in a single memory bank, the arbiter permits some or all of the processing elements to access the word. If two or more processing elements try to access different data words in the same memory bank, the lowest-ordered processing element is granted access and the others are stalled.
申请公布号 US2014115278(A1) 申请公布日期 2014.04.24
申请号 US201314017301 申请日期 2013.09.03
申请人 ANALOG DEVICES, INC. 发明人 REDFORD JOHN L.;LERNER BORIS
分类号 G06F12/00 主分类号 G06F12/00
代理机构 代理人
主权项
地址
您可能感兴趣的专利