发明名称 Multithreading implementation for flops and register files
摘要 A multithreading memory system, and a processor that incorporates a multithreading memory system, includes a main memory element, plural auxiliary memory elements, and a selector. The main memory element may be configured to receive a data signal and a select signal. The auxiliary memory elements may be configured to receive an output signal from the main memory element. The selector may be configured to receive an output signal from one of the auxiliary memory elements and a scan input signal. The selector may select the output signal from the auxiliary memory element or the scan input signal based on an advance thread signal. The selected one of the output signal from the at least one special memory element and the scan input signal may be forwarded to the main memory element as the control signal.
申请公布号 US8700869(B1) 申请公布日期 2014.04.15
申请号 US201313863088 申请日期 2013.04.15
申请人 MARVELL ISRAEL (M.I.S.L) LTD. 发明人 ROSEN EITAN
分类号 G06F12/00 主分类号 G06F12/00
代理机构 代理人
主权项
地址