发明名称 |
Mechanism for advanced server machine check recovery and associated system software enhancements |
摘要 |
Embodiments of a hardware processor including a plurality of machine state registers (MSRs) are described. At least one of the MSRs includes an erroring logical processing (ELP) bit which when set, indicates that a particular thread executing on the hardware processor caused an error. |
申请公布号 |
US8671309(B2) |
申请公布日期 |
2014.03.11 |
申请号 |
US201113175407 |
申请日期 |
2011.07.01 |
申请人 |
RAJ ASHOK;RANGANATHAN NARAYAN;KUMAR MOHAN J.;YIGZAW THEODROS;INTEL CORPORATION |
发明人 |
RAJ ASHOK;RANGANATHAN NARAYAN;KUMAR MOHAN J.;YIGZAW THEODROS |
分类号 |
G06F11/00 |
主分类号 |
G06F11/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|