| 摘要 |
A band control apparatus including: a buffer memory configured to hold and output data units on a first-in first-out basis; a counter memory configured to hold a counter value; and a processor configured to add a value to the counter value on a basis of a rule, reduce, when a first one of the data units is output from the buffer memory, cause, when a first condition of a total size of the data units being smaller than a buffer threshold is satisfied, the first data unit to be output when a second condition that the counter value is larger than the size of the first data unit is satisfied and the counter value is larger than a counter threshold, and cause, when the first condition is not satisfied, the data units to be output in sequence with the first data unit first, until a third condition is satisfied.
|
