STACKED SWITCHED CAPACITOR ENERGY BUFFER CIRCUIT ARCHITECTURE

摘要

Described herein is a stacked switched capacitor (SSC) energy buffer circuit architecture and related design and control techniques.