发明名称 Three state word line driver for a DRAM memory device
摘要 A memory bank includes an array of memory cells, word lines for accessing the memory cells, and word line drivers coupled to the word lines. When the memory bank is being accessed, the word line drivers are coupled to receive a first supply voltage, which is applied to the non-selected word lines of the memory bank. The first supply voltage turns off access transistors of the memory cells coupled to the non-selected word lines. When the memory bank is not being accessed, the word line drivers are coupled to receive a second supply voltage, which is applied to each of the word lines of the memory bank. The second supply voltage turns off the access transistors of the memory cells coupled of the word lines. The first and second supply voltages are selected such that the first supply voltage turns off the access transistors harder than the second supply voltage.
申请公布号 US8526265(B2) 申请公布日期 2013.09.03
申请号 US20090645321 申请日期 2009.12.22
申请人 SIM JAE KWANG;MOSYS, INC. 发明人 SIM JAE KWANG
分类号 G11C8/00 主分类号 G11C8/00
代理机构 代理人
主权项
地址