| 摘要 |
A Hall electromotive force signal detection circuit combines offset cancellation means by a spinning current method of a Hall element with a continuous-time signal processing circuit. A first Hall element includes first to fourth terminals, and generates a Hall electromotive force signal voltage Vhall1. A third Hall element generates an other Hall electromotive force signal voltage Vhall3. A first switching circuit selects a terminal position for applying a drive current from the four terminals of the first Hall element. A third switching circuit selects a terminal position for applying a drive current from the four terminals of the third Hall element, which is different from the terminal position selected by the first switching circuit. A chopper clock generation circuit supplies a chopper clock signal phi1, phi2 having two different phases to the switching circuit, and also supplies the chopper clock signal phi1, phi2 to the switching circuit.
|
