发明名称 DISTRIBUTING SPARE LATCH CIRCUITS IN INTEGRATED CIRCUIT DESIGNS
摘要 Methods for allocating spare latch circuits to logic blocks in an integrated circuit design are provided. A method includes determining logic blocks in the design and determining and determining an allocation of spare latch circuits among the logic blocks based on respective attributes of the logic blocks. The method further include placing the spare latch circuits in the design in accordance with the determined allocation based on local clock buffers corresponding with the logic blocks.
申请公布号 US2013191801(A1) 申请公布日期 2013.07.25
申请号 US201313796259 申请日期 2013.03.12
申请人 INTERNATIONAL BUSINESS MACHINES CORPORATION;INTERNATIONAL BUSINESS MACHINES CORPORATION 发明人 AGRAWAL MITESH A.;BALASUBRAMANIAN SANTOSH;CHATNAHALLI PRADEEP N.;SHIVARAM PRASAD
分类号 G06F17/50 主分类号 G06F17/50
代理机构 代理人
主权项
地址