发明名称 FREQUENCY DIVIDER, PHASE LOCKED LOOP CIRCUIT THEREOF AND METHOD FOR CONTROLLING PHASE LOCKED LOOP CIRCUIT
摘要 PURPOSE: A frequency divider, a phase synchronizing loop circuit including the same, and a control method thereof are provided to generate various output frequencies. CONSTITUTION: A first divider(151) divides signals from a voltage control oscillator. A second divider(153) divides signals from the first divider. A selector(155) selects and outputs one of the signals of the first divider or the second divider. A prescaler(157) divides the signals from the first divider according to a control signal. A third divider(159) divides and outputs the signals from the prescaler.
申请公布号 KR20130052467(A) 申请公布日期 2013.05.22
申请号 KR20110117916 申请日期 2011.11.11
申请人 LG INNOTEK CO., LTD. 发明人 PARK, CHEONG YONG
分类号 H03K21/00;H03L7/08 主分类号 H03K21/00
代理机构 代理人
主权项
地址