发明名称 |
MULTI-CORE PROCESSOR SYSTEM, CONTROL PROGRAM, AND CONTROL METHOD |
摘要 |
A multi-core processor system includes a memory unit that for each input destination thread defined as a thread to which given data is input, stores identification information of an assignment destination core for the input destination thread; and a multi-core processor that is configured to update, in the memory unit and when assignment of the input destination thread to a multi-core processor is detected, the identification information of the assignment destination core for the input destination thread; detect a writing request for the given data; identify based on the given data for which the writing request is detected, the updated identification information among information stored in the memory unit; and store the given data to a memory of the assignment destination core that is indicated in the updated identification information and among cores making up the multi-core processor.
|
申请公布号 |
US2013111158(A1) |
申请公布日期 |
2013.05.02 |
申请号 |
US201213720018 |
申请日期 |
2012.12.19 |
申请人 |
FUJITSU LIMITED;FUJITSU LIMITED |
发明人 |
SUZUKI TAKAHISA;YAMASHITA KOICHIRO;YAMAUCHI HIROMASA;KURIHARA KOJI |
分类号 |
G06F12/00 |
主分类号 |
G06F12/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|