发明名称 TECHNIQUE FOR REDUCING TOPOGRAPHY-RELATED IRREGULARITIES DURING THE PATTERNING OF A DIELECTRIC MATERIAL IN A CONTACT LEVEL OF CLOSELY SPACED TRANSISTORS
摘要 In a dual stress liner approach, the surface conditions after the patterning of a first stress-inducing layer may be enhanced by appropriately designing an etch sequence for substantially completely removing an etch stop material, which may be used for the patterning of the second stress-inducing dielectric material, while, in other cases, the etch stop material may be selectively formed after the patterning of the first stress-inducing dielectric material. Hence, the dual stress liner approach may be efficiently applied to semiconductor devices of the 45 nm technology and beyond.
申请公布号 US2013095648(A1) 申请公布日期 2013.04.18
申请号 US201213682332 申请日期 2012.11.20
申请人 ADVANCED MICRO DEVICES, INC.;ADVANCED MICRO DEVICES, INC. 发明人 RICHTER RALF;SALZ HEIKE;SEIDEL ROBERT
分类号 H01L21/02;H01L29/51 主分类号 H01L21/02
代理机构 代理人
主权项
地址