发明名称 INPUT/OUTPUT BANK ARCHITECTURE FOR AN INTEGRATED CIRCUIT
摘要 <p>An integrated circuit can include an input/output (I/O) bank (100). The I/O bank can include a plurality of byte clock groups (502, 504, 506, 508). Each byte clock group can include at least one phaser (135) configured to clock circuit elements of the byte clock group at a frequency at which a source synchronous device coupled to the byte clock group communicates data.</p>
申请公布号 EP2577871(A1) 申请公布日期 2013.04.10
申请号 EP20110725273 申请日期 2011.05.27
申请人 XILINX, INC. 发明人 SCHULTZ, DAVID, P.;HELTON, SANFORD, L.;SWANSON, RICHARD, W.;PI, TAO
分类号 H03K19/177;G06F13/16 主分类号 H03K19/177
代理机构 代理人
主权项
地址