发明名称 |
CDR WITH DIGITALLY CONTROLLED LOCK TO REFERENCE |
摘要 |
In described embodiments, a receiver includes a clock and data recovery (CDR) circuit with a voltage control oscillator (VCO) having proportional and integral loop control, and a Lock to Reference (L2R) mode circuit using Phase and Frequency Detector (PFD) control of the VCO during the absence of input data to the CDR. A regular CDR second order loop incorporating PFD control of the VCO during the absence of input data to the CDR achieves relatively rapid lock to reference when compared to counter-based lock to reference mode of operation.
|
申请公布号 |
US2013070835(A1) |
申请公布日期 |
2013.03.21 |
申请号 |
US201113235628 |
申请日期 |
2011.09.19 |
申请人 |
SINDALOVSKY VLADIMIR;SMITH LANE A.;HARDY BRETT D.;KUENG JEFFREY S.;LSI CORPORATION |
发明人 |
SINDALOVSKY VLADIMIR;SMITH LANE A.;HARDY BRETT D.;KUENG JEFFREY S. |
分类号 |
H04L27/06;H03K9/08 |
主分类号 |
H04L27/06 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|