发明名称 Semiconductor memory device
摘要 According to one embodiment, a semiconductor memory device includes a memory array and a peripheral circuit. The memory array has a plurality of memory cells, word lines, and bit lines, in which a first, second, and third blocks are set in the order along the bit line. The peripheral circuit has a transistor group. The transistor group includes a first transfer transistor belonging to the first block, a second transfer transistor belonging to the second block, and a third transfer transistor belonging to the third block. The first, second, and third transfer transistors share the other of a source and a drain of each. With regard to a direction in which either of the source and the drain is connected to the other in each of the first, second, and third transfer transistors, the directions of the adjacent transfer transistors are different from each other by 90° or 180°.
申请公布号 US8400812(B2) 申请公布日期 2013.03.19
申请号 US201113231510 申请日期 2011.09.13
申请人 KUTSUKAKE HIROYUKI;SUGIMAE KIKUKO;NOGUCHI MITSUHIRO;KABUSHIKI KAISHA TOSHIBA 发明人 KUTSUKAKE HIROYUKI;SUGIMAE KIKUKO;NOGUCHI MITSUHIRO
分类号 G11C5/06;G11C5/02;G11C16/04 主分类号 G11C5/06
代理机构 代理人
主权项
地址