| 摘要 |
PURPOSE: A clock embedded interface device and an image display device using the same are provided to form a phase difference between the recovered clock signal and the transmitted image data by forming a phase difference between a delimiter transmission period and an image data transmission period when an image data packet is transmitted. CONSTITUTION: A transmitting unit(20) serially arranges and transmits data. A receiving unit(30) outputs the serially arranged data in parallel. A clock signal generating unit(22) generates a first clock signal. A data arranging unit(24) transmits the data by generating a phase difference of 0.5 UI between an image data transmission period and a delimiter transmission period of image data packets. A clock signal recovering unit(32) generates and outputs a second clock signal by recovering a first clock signal. A data recovering unit(34) outputs the serially arranged data in parallel. [Reference numerals] (22) Clock signal generating unit; (24) Data arranging unit; (32) Clock signal recovering unit; (34) Data recovering unit
|
