发明名称 |
Substrate with state machine circuitry and tap state monitor circuitry |
摘要 |
The disclosure describes a process and apparatus for accessing devices on a substrate. The substrate may include only full pin JTAG devices (504), only reduced pin JTAG devices (506), or a mixture of both full pin and reduced pin JTAG devices. The access is accomplished using a single interface (502) between the substrate (408) and a JTAG controller (404). The access interface may be a wired interface or a wireless interface and may be used for JTAG based device testing, debugging, programming, or other type of JTAG based operation. |
申请公布号 |
US9372230(B2) |
申请公布日期 |
2016.06.21 |
申请号 |
US201514815396 |
申请日期 |
2015.07.31 |
申请人 |
Texas Instruments Incorporated |
发明人 |
Whetsel Lee D. |
分类号 |
G01R31/317;G01R31/3177;G01R31/302;G01R31/3185;G01R31/28 |
主分类号 |
G01R31/317 |
代理机构 |
|
代理人 |
Bassuk Lawrence J.;Cimino Frank D. |
主权项 |
1. A substrate comprising:
a test data in lead; a test clock lead; a test reset lead; a test mode select lead; a command input lead; a command control lead; a match lead; an address input lead; an address command lead; state machine circuitry having a test data input coupled with the test data in lead, a test clock input coupled with the test clock lead, a test reset input coupled with the test reset lead, an enable input, a reset input, a command output coupled with the command input lead, a command control output coupled with the command input lead, a match input coupled with the match lead, an address output coupled with the address input lead, and an address control output coupled with the address control lead; and TAP state monitor circuitry having a test mode select input coupled with the test mode select lead, a test clock input coupled with the test clock lead, a test reset input coupled with the test reset lead, an enable output coupled with the enable input, and a reset output coupled with the reset input. |
地址 |
Dallas TX US |