发明名称 |
Circuit and method for generating a clock signal |
摘要 |
A circuit comprises a frequency divider configured to receive an oscillating signal generated by an oscillator and to divide the oscillating signal into a clock signal, wherein the division ratio of the frequency divider is set to a value equal to one of: the integer part of the resonant frequency of the oscillator and the integer part of the resonant frequency of the oscillator plus 1. The circuit further comprises a control element which switchable connects or disconnects a calibration element to alter the frequency of the oscillation signal input to the frequency divider based on a number of oscillations that have transpired in the oscillating signal.
|
申请公布号 |
US8344814(B2) |
申请公布日期 |
2013.01.01 |
申请号 |
US20100975125 |
申请日期 |
2010.12.21 |
申请人 |
STMICROELECTRONICS (SHENZHEN) R&D CO. LTD.;GE HENRY |
发明人 |
GE HENRY |
分类号 |
H03L7/00;G04B17/00;H03B5/32 |
主分类号 |
H03L7/00 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|