发明名称 PACKAGE SUBSTRATE AND FABRICATION METHOD THEREOF
摘要 A package substrate includes a core board, a first dielectric layer, a second circuit pattern, a first solder mask and an insulating layer. A first circuit pattern is disposed on a first surface of the core board. The first dielectric layer covers the first circuit pattern. The second circuit pattern is located on the first dielectric layer and the second circuit pattern includes an interconnection circuit pattern within a chip mounting area. The first solder mask covers a portion of the second circuit pattern outside the chip mounting area. The insulating layer covers the chip mounting area and the interconnection circuit pattern. A plurality of embedded bump pads are located on an upper surface of the insulating layer.
申请公布号 US2012312584(A1) 申请公布日期 2012.12.13
申请号 US201113241264 申请日期 2011.09.23
申请人 CHEN TSUNG-YUAN;CHENG SHIH-LIAN 发明人 CHEN TSUNG-YUAN;CHENG SHIH-LIAN
分类号 H05K1/02;H05K3/00 主分类号 H05K1/02
代理机构 代理人
主权项
地址