摘要 |
A matrix decomposition circuit is described. In one implementation, the matrix decomposition circuit includes a memory, one or more memory counters to track one or more memory counter values regarding data stored in the memory, a processing unit that calculates elements of an output matrix, and a scheduler that determines an order for calculating the elements of the output matrix, where the scheduler uses one or more memory counter values to determine whether data needed for processing an element of the output matrix is available in the memory. In one specific implementation, the scheduler schedules processing of a diagonal element of the output matrix to occur as soon as the scheduler determines that each element of the output matrix needed for calculating the diagonal element is available in the memory. |