发明名称 |
Programmable control clock circuit including scan mode |
摘要 |
A programmable clock control circuit includes a base block configured to control operation of the programmable clock control circuit and a chop block configured to control the width of an output clock signal of the programmable clock control circuit. The circuit also includes a pulse width variation block providing a pulse width variation output to the base block, the base block output being variable to provide at least three different output pulse widths. The circuit also includes a launch clock delay block coupled to delay the output of the base block and a scan clock delay block to delay the output pulse and a selector that causes either the scan clock delay block or the launch clock delay block to be active based on a value of a scan gate signal. |
申请公布号 |
US8299833(B2) |
申请公布日期 |
2012.10.30 |
申请号 |
US20100796970 |
申请日期 |
2010.06.09 |
申请人 |
BUNCE PAUL A.;CHAN YUEN H.;DAVIS JOHN D.;SERTON RICHARD E.;INTERNATIONAL BUSINESS MACHINES CORPORATION |
发明人 |
BUNCE PAUL A.;CHAN YUEN H.;DAVIS JOHN D.;SERTON RICHARD E. |
分类号 |
H03K3/017 |
主分类号 |
H03K3/017 |
代理机构 |
|
代理人 |
|
主权项 |
|
地址 |
|