摘要 |
A frequency synthesizer using a PLL has a simple structure and excellent spurious characteristics. A reference frequency signal inputted into a phase comparison unit is generated based on a clock when a zero cross point of a sawtooth wave composed of a digital signal is detected. However, in this case, since the digital values are skipped values, the digital value does not always become zero when its positive/negative sign is inverted. Hence, where the clock signals reading the digital value immediately before and the to digital value immediately after the zero cross time when the positive/negative sign is inverted in a region where the digital value gradually changes are P1 and P2 respectively and the clock signal at a timing next to the clock signal P2 is P3, P1 and P3 are used at a ratio corresponding to the ratio between the digital values read by P1 and P2. |