发明名称 Fault-Tolerant Self-Stabilizing Distributed Clock Synchronization Protocol for Arbitrary Digraphs
摘要 A self-stabilizing network in the form of an arbitrary, non-partitioned digraph includes K nodes having a synchronizer executing a protocol. K−1 monitors of each node may receive a Sync message transmitted from a directly connected node. When the Sync message is received, the logical clock value for the receiving node is set to between 0 and a communication latency value (γ) if the clock value is less than a minimum event-response delay (D). A new Sync message is also transmitted to any directly connected nodes if the clock value is greater than or equal to both D and a graph threshold (TS). When the Sync message is not received the synchronizer increments the clock value if the clock value is less than a resynchronization period (P), and resets the clock value and transmits a new Sync message to all directly connected nodes when the clock value equals or exceeds P.
申请公布号 US2012207258(A1) 申请公布日期 2012.08.16
申请号 US201213364814 申请日期 2012.02.02
申请人 MALEKPOUR MAHYAR R.;U.S.A. AS REPRESENTED BY THE ADMINISTRATOR OF THENATIONAL AERONAUTICS AND SPACE ADMINISTRATION 发明人 MALEKPOUR MAHYAR R.
分类号 H04L7/00 主分类号 H04L7/00
代理机构 代理人
主权项
地址