发明名称 SEMICONDUCTOR INTEGRATED CIRCUIT AND OPERATION METHOD OF THE SAME
摘要 The present invention is provided to shorten the period of DC offset cancellation operation. One of terminals of two calibration resistors is connected to the differential output terminals of an active low pass filter having a filter process and an amplification function, and two input terminals of a voltage comparator and two terminals of a switch are connected to the other terminal of the two calibration resistors. In a calculation period of calculating digital control signals for reducing DC offset voltage, the voltage comparator detects calibration voltage depending on a voltage drop of one of the calibration resistors caused by analog current of a digital-to-analog converter. In a calibration period of reducing the DC offset voltage, the calibration analog current of the digital-to-analog converter responding to the digital control signal is passed to the input side of the filter via the switch.
申请公布号 US2012196555(A1) 申请公布日期 2012.08.02
申请号 US201213353567 申请日期 2012.01.19
申请人 IGARASHI YUTAKA;KATSUBE YUSAKU;RENESAS ELECTRONICS CORPORATION 发明人 IGARASHI YUTAKA;KATSUBE YUSAKU
分类号 H03L5/00;H04B1/16 主分类号 H03L5/00
代理机构 代理人
主权项
地址