发明名称
摘要 <p><P>PROBLEM TO BE SOLVED: To provide a spread spectrum clock generator which can perform a frequency modulation with good accuracy while an increase of a circuit scale is restrained. <P>SOLUTION: First delay elements 110_1-110_32 changing a delay amount according to a voltage Vcont generated by a PFD 310 and an LPF 320 sequentially delay a clock CLKIN, and generate clocks of 32 phases CK1-CK32. A first selector 120 outputs clocks CKA and CKB, and an edge detector 130 generates a rough modulation clock CKC. An accurate modulator 200 outputs an accurate modulation clock CLKOUT. <P>COPYRIGHT: (C)2008,JPO&INPIT</p>
申请公布号 JP4976060(B2) 申请公布日期 2012.07.18
申请号 JP20060166021 申请日期 2006.06.15
申请人 发明人
分类号 G06F1/04;H03H11/26;H03K5/13 主分类号 G06F1/04
代理机构 代理人
主权项
地址