发明名称 Vertical mount transient voltage suppressor array
摘要 A system (10) comprises a package (12) with top (22) and bottom (24) surfaces, a plurality of high-power transient voltage suppressors (15) arranged within the package, and a robust lead frame (16). Each of the transient voltage suppressors (15) has first and second major surfaces substantially perpendicular to the top (22) and bottom surfaces (24) of the package. The lead frame (16) comprises leads (18A,18B) connected to the major surfaces of the transient voltage suppressors. Each of the leads has a thickness greater than about 0.015 inches (0.381 mm) in a mounting portion (36), in order to dissipate heat from the transient voltage suppressors (15) and to resist vibration-induced stress on the package.
申请公布号 EP2475005(A2) 申请公布日期 2012.07.11
申请号 EP20110196213 申请日期 2011.12.30
申请人 HAMILTON SUNDSTRAND CORPORATION 发明人 ROY, KEVIN P.;POISSON, RICHARD A.;KOKAS, JAY W.;MAROTTA, EDWARD JOHN;HOECKELE, ROBERT C.;ORSINI, LUKE T.;MCCLOUD, MARC S.;FITZPATRICK, MATTHEW S.
分类号 H01L23/62;H01L21/56;H01L23/16;H01L23/31;H01L23/49;H01L23/495 主分类号 H01L23/62
代理机构 代理人
主权项
地址