发明名称 PACKET ASSEMBLY MODULE FOR MULTI-CORE, MULTI-THREAD NETWORK PROCESSORS
摘要 Described embodiments provide for processing received data packets into packet reassemblies for transmission as output packets of a network processor. A packet assembler determines an associated packet reassembly of data portions and enqueues an identifier for each data portion in an input queue corresponding to the packet reassembly associated with the data portion. A state data entry corresponding to each packet reassembly identifies whether the packet reassembly is actively processed by the packet assembler. Iteratively, until an eligible data portion is selected, the packet assembler selects a given data portion from a non-empty input queue for processing and determines if the selected data portion corresponds to a reassembly that is actively processed. If the reassembly is active, the packet assembler sets the selected data portion as ineligible for selection. Otherwise, the packet assembler selects the data portion for processing and modifies the packet reassembly based on the selected data portion.
申请公布号 US2012155495(A1) 申请公布日期 2012.06.21
申请号 US201213405053 申请日期 2012.02.24
申请人 CLEE JAMES T.;MITAL DEEPAK;MUNOZ ROBERT J. 发明人 CLEE JAMES T.;MITAL DEEPAK;MUNOZ ROBERT J.
分类号 H04J3/24 主分类号 H04J3/24
代理机构 代理人
主权项
地址
您可能感兴趣的专利