SILICON LEVEL SOLUTION FOR MITIGATION OF SUBSTRATE NOISE

摘要

The techniques described herein reduce the substrate noise current that exists when digital and analog components reside on the same microelectronic die. Single or multiple rows of isolation vias form isolation barriers between the individual circuit blocks. The isolation vias may be hollow or (lined or filled) with a conductive or non-conductive material.