发明名称 PROGRAMMABLE LOGIC CIRCUIT DEVICE AND CIRCUIT DECIDING METHOD OF THE SAME
摘要 <P>PROBLEM TO BE SOLVED: To provide a programmable logic circuit device capable of improving area efficiency by removing redundancy of a logic circuit and to provide a circuit deciding method of the device. <P>SOLUTION: In the programmable logic circuit, a gate circuit realizing one logic function with a circuit change by structure data and exchange of wiring by a wiring switch portion is made common to a gate circuit realizing only the one logic function and other logic functions belonging to an NPN equivalence or the like. The circuit change is performed by giving the structure data to an input inversion portion by a programmable NOT gate for an N-operation, a fundamental circuit where a two input NAND gate or a two input OR gate is a tree structure of a binary tree and is connected by installing the programmable NOT gate between respective connection lines, and an output inversion portion by the programmable NOT gate for the N-operation. <P>COPYRIGHT: (C)2012,JPO&INPIT
申请公布号 JP2012044618(A) 申请公布日期 2012.03.01
申请号 JP20100186525 申请日期 2010.08.23
申请人 SUEYOSHI TOSHINORI 发明人 SUEYOSHI TOSHINORI;IIDA MASAHIRO;AMAGASAKI MOTOKI;OKAMOTO YASUHIRO
分类号 H03K19/177 主分类号 H03K19/177
代理机构 代理人
主权项
地址