| 摘要 |
The SSD performs to encode input data from the host device into BCH code having data length Sdr and code length Scr sequentially (step S100 and step S110) and controls RRAM to stores the encoded data (step S120) when the write requesting signal is input from the host device. When the number of BCH code that becomes data of one page of the flash memory after being decoded is stored to RRAM (step S130), the SSD controls RRAM to read out data stored in RRAM (step S140), performs error correction and decoding to the read data as BCH code having the data length Sdr and the code length Scr, and controls the flash memory to store the encoded data.
|
