发明名称 Fused multiply-add functional unit
摘要 A functional unit is added to a graphics processor to provide direct support for double-precision arithmetic, in addition to the single-precision functional units used for rendering. The double-precision functional unit can execute a number of different operations, including fused multiply-add, on double-precision inputs using data paths and/or logic circuits that are at least double-precision width. The double-precision and single-precision functional units can be controlled by a shared instruction issue circuit, and the number of copies of the double-precision functional unit included in a core can be less than the number of copies of the single-precision functional units, thereby reducing the effect of adding support for double-precision on chip area.
申请公布号 US8106914(B2) 申请公布日期 2012.01.31
申请号 US20070952858 申请日期 2007.12.07
申请人 OBERMAN STUART;SIU MING Y.;TANNENBAUM DAVID C.;NVIDIA CORPORATION 发明人 OBERMAN STUART;SIU MING Y.;TANNENBAUM DAVID C.
分类号 G06T1/20;G06F7/38;G06F15/16;G06T1/00;G06T15/00 主分类号 G06T1/20
代理机构 代理人
主权项
地址