| 摘要 |
A headset having a connector compliant with a specification for a first digital serial bus incorporates a separator circuit that monitors the voltage level of one conductor of that connector to distinguish between a first digital interfacing mode in which the conductors of that connector are operated in a manner supporting the first digital serial bus and a second digital interfacing mode in which the conductors of that connector are operated in a manner in supporting a second digital serial bus, and further, the monitoring of the voltage level of the one conductor may also be employed to distinguish between both the first and second digital interfacing mode and either a third digital interfacing mode or an analog interfacing mode.
|
